Job Abstract

The Cadence Compute Systems Group (CSG) develops and licenses IP for system designs. This includes CPUs and high-performance DSPs, DDR and IO controllers, hardware accelerators, and subsystems. Our IP designs are used by most of the top semiconductor vendors today, and our customers are shipping billions of chips annually using our components.

The CSG Central Applications Engineering team seeks an experienced and talented SoC Design Manager to lead a new team for CSG systems. In this role, you will be responsible for managing a team of hardware design engineers to develop and validate reference systems for Computer Vision, Machine Learning, Radar, Automotive, and other high-performance applications. This is a technically rewarding role with high visibility within the organization. The team is responsible for supporting customers of CSG subsystems. The group will implement reference designs on emulation systems and support applications for product demonstrations.

This is a hands-on management role that requires technical expertise in implementing SoC and compute-based systems. The role requires good experience in management, project planning, and quality development.  You will work closely with compute and interface IP development engineering, and build designs to demonstrate the capabilities of CSG subsystems and components.

• Build, manage, and mentor a team of hardware design engineers, providing guidance, support, and opportunities for professional growth.

• Collaborate with cross-functional teams, including software and IP teams, to ensure seamless integration and alignment on hardware and software components.

• Develop reference designs, collateral, and training material for CSG system customers. Build and train an organization to support users.

• Identify and implement best practices in hardware design, testing, and validation to improve efficiency and reliability. Stay up to date with latest industry trends, technologies, and design methodologies, and incorporate them into team’s workflows.

• Must have at least 4 years of experience in managing ASIC design, integration, or verification teams.

• Must have expertise in any of the following domains: processor design, on-chip communication and interconnects, high-speed interfaces, or chiplets.

• Expertise in Verilog/System Verilog for coding and verification.

• Proficiency in RTL design techniques, including synthesis, timing closure, and verification.

• Experience in using UVM for functional verification of ASIC designs.

• Experience with EDA tools like Cadence and Synopsys for design simulation and verification.

• Extensive experience with FPGA emulation, design tools, and verification.

• BS in EE/CS with 10+ years work experience, or MS in EE/CS with 8+ years experience.

• Some travel (up to 15% of time) may be required.

The annual salary range for California is $169,400 to $314,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.